Design of Chalmers new low-pressure compressor test facility for low-speed testing of cryo-engine applications

نویسندگان

چکیده

As a part of the ongoing Horizon 2020, ENABLEH2 project which aims to evaluate novel cryogenic fuel solution for commercial aviation, new low-speed compressor test facility is being constructed. The work in Chalmers Laboratory Fluids and Thermal Sciences focuses around design construction this will be utilized study verify potential benefits incorporating heat management system intermediate duct (ICD). designed operate continuously at rotor midspan chord Reynold number up 600,000 allow detailed aerothermal studies technical readiness level four. two-stage axial with outlet guide vanes (OGV) ICD representative low-pressure mid-size jet engine. A 147kW electric motor 1920 RPM provides power input rotors drives circulation closed cycle facility. mass-flow pressure ratio are controlled by restricting valves upstream stages. compact volute settling chamber an integrated thermal control used cool remove non-uniformities flow exiting restrictor before entering Just rotor, mesh mounted increase turbulence levels 3-4% leading edge variable inlet vane (IGV). vertically ease access downstream mitigate non-axisymmetric mechanical loads. unit allows optical traverse two 18-degree sectors all rotor-stator interfaces. Upstream OGV, there four independent 360-degree systems. For measurement OGV ICD, single ABB robot U-shaped probe mount provide full volume probing access. At first iteration instrumented multi-hole probes, hotwire anemometry transfer using IR-thermography. paper describes process achieving high case similarity (engine representative) while maximising quality experimental data over large domain, targets that often produce conflicting demands.

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Design of a low power high speed 4-2 compressor using CNTFET 32nm technology for parallel multipliers

In this article a low power and low latency 4-2 compressor has been presented. By using modified truth table and Pass Transistor Logic (PTL) a novel structure has been proposed which outperforms previous designs from the frequency of operation view point. The proposed design method has reduced the total transistor count considerably which will lead to reduced power consumption and smaller activ...

متن کامل

Design of a low power high speed 4-2 compressor using CNTFET 32nm technology for parallel multipliers

In this article a low power and low latency 4-2 compressor has been presented. By using modified truth table and Pass Transistor Logic (PTL) a novel structure has been proposed which outperforms previous designs from the frequency of operation view point. The proposed design method has reduced the total transistor count considerably which will lead to reduced power consumption and smaller activ...

متن کامل

Comprehensive Parametric Study for Design Improvement of a Low-Speed AFPMSG for Small Scale Wind-Turbines

In this paper, a comprehensive parametric analysis for an axial-flux permanent magnet synchronous generator (AFPMSG), designed to operate in a small-scale wind-power applications, is presented, and the condition for maximum efficiency, minimum weight and minimum cost is deduced. Then a Computer-Aided Design (CAD) procedure based on the results of parametric study is proposed. Matching between t...

متن کامل

Low Power High Speed 3-2 Compressor

This paper describes a new design of low power 3-2 compressor circuit for high speed multipliers. Power consumption of proposed 3-2 compressor circuit varies from 0.355 nW to 1.6964 nW and delay varies from 2.0390 ns to 2.0224 ns. Further, power delay product of proposed circuit varies from 7.23×10 -18 (J) to 34.30×10 -18 (J) with varying supply voltage from 1.8V to 3.3V. The proposed compresso...

متن کامل

‏‎design of an analog ram (aram)chip with 10-bit resolution and low-power for signal processing in 0/5m cmos process‎‏

برای پردازش سیگنال آنالوگ در شبکه های عصبی ، معمولا نیاز به یک واحد حافظه آنالوگ احساس میشود که بدون احتیاج به ‏‎a/d‎‏ و‏‎d/a‎‏ بتواند بطور قابل انعطاف و مطمئن اطلاعات آنالوگ را در خود ذخیره کند. این واحد حافظه باید دارای دقت کافی ، سرعت بالا ، توان تلفاتی کم و سایز کوچک باشد و همچنین اطلاعات را برای زمان کافی در خود نگهدارد. برای پیاده سازی سیستمی که همه این قابلیتها را در خود داشته باشد، کوشش...

15 صفحه اول

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Conference proceedings

سال: 2021

ISSN: ['2521-8859']

DOI: https://doi.org/10.29008/etc2021-554